

# Conceal ROP gadgets for AArch64 COTS binary


Dongli Zhang

Oracle Asia Research and Development Centers (Beijing)

*[dongli.zhang@oracle.com](mailto:dongli.zhang@oracle.com)*


December 11, 2017

- ROP Attack: Return Oriented Programming Attack
- ELF and AArch64
- NORAX: eXecute-Only-Memory (XOM) on AArch64



# Code Injection Attack

- Stack Smashing: to inject and run shellcode in stack
- Linux x86\_64 Calling Convention: RDI, RSI, RDX, RCX, R8, R9, XMM07



# Stack Smashing Mitigations

- Stack Canary
  - StackGuard: Automatic Adaptive Detection and Prevention of Buffer-Overflow Attacks. USENIX Security 1998.

# Stack Smashing Mitigations

- Stack Canary
  - StackGuard: Automatic Adaptive Detection and Prevention of Buffer-Overflow Attacks. USENIX Security 1998.
  - To disable via: *gcc -fno-stack-protector -o victim victim.c*

# Stack Smashing Mitigations

- Stack Canary
  - StackGuard: Automatic Adaptive Detection and Prevention of Buffer-Overflow Attacks. USENIX Security 1998.
  - To disable via: `gcc -fno-stack-protector -o victim victim.c`
- DEP (Data Execution Prevention):  $W\oplus X$  (NX bit)
  - Attackers are not able to execute any injected code!
  - To disable via: `execstack -s victim`

# Stack Smashing Mitigations


- Stack Canary
  - StackGuard: Automatic Adaptive Detection and Prevention of Buffer-Overflow Attacks. USENIX Security 1998.
  - To disable via: *gcc -fno-stack-protector -o victim victim.c*
- DEP (Data Execution Prevention):  $W\oplus X$  (NX bit)
  - Attackers are not able to execute any injected code!
  - To disable via: *execstack -s victim*
- ASLR (Address Space Layout Randomization)
  - Transparent runtime randomization for security. SRDS 2003.

# Stack Smashing Mitigations


- Stack Canary
  - StackGuard: Automatic Adaptive Detection and Prevention of Buffer-Overflow Attacks. USENIX Security 1998.
  - To disable via: `gcc -fno-stack-protector -o victim victim.c`
- DEP (Data Execution Prevention):  $W \oplus X$  (NX bit)
  - Attackers are not able to execute any injected code!
  - To disable via: `execstack -s victim`
- ASLR (Address Space Layout Randomization)
  - Transparent runtime randomization for security. SRDS 2003.
  - To disable via: `setarch 'arch' -R ./victim`
  - To disable via: `echo 0 > /proc/sys/kernel/randomize_va_space`

# Code Reuse Attack (1/2)

- Gadgets: instruction sequence ended with "ret" instruction within existing program or libraries already present in memory
- ROP (Return Oriented Programming): to perform arbitrary operations by chaining relevant gadgets to bypass DEP




# Code Reuse Attack (2/2)




1 inject ROP payload

# Code Reuse Attack (2/2)




- 1 inject ROP payload
- 2 hijack control flow

# Code Reuse Attack (2/2)




- 1 inject ROP payload
- 2 hijack control flow
- 3 stack pivot sequences (e.g., `mov %eax, %esp; ret`)

# Code Reuse Attack (2/2)



- 1 inject ROP payload
- 2 hijack control flow
- 3 stack pivot sequences (e.g., `mov %eax, %esp; ret`)
- 4 "ret" redirects to ROP payload


# Code Reuse Attack (2/2)



- 1 inject ROP payload
- 2 hijack control flow
- 3 stack pivot sequences (e.g., `mov %eax, %esp; ret`)
- 4 "ret" redirects to ROP payload
- 5 ROP gadget and ret
- 6 ROP gadget and ret
- 7 ROP gadget and ret

# Fine-Grained Address Space Layout Randomization (ASLR)

- function order permutation
- basic block order permutation
- swap registers and replace instructions
- instruction location randomization




# Just-In-Time Return Oriented Programming Attack

- Just-In-Time Code Reuse: On the Effectiveness of Fine-Grained Address Space Layout Randomization. IEEE S&P (Oakland) 2013

## Thread Model Assumption

- Exercise a vulnerable entry point
- Execute arbitrary malicious computations




# Memory Disclosure

## Direct Memory Disclosure

- read instructions in code page

## Indirect Memory Disclosure


- return address
- function pointer
- dynamic linking information
- c++ vtable & exception handler




# Readactor 1/2

Readactor: Practical Code Randomization Resilient to Memory Disclosure. IEEE S & P 2015

- Fine-grained code diversification via LLVM
- Code and data separation via Intel EPT and LLVM
- Code-pointer hiding via LLVM
- Does not support COTS binary




# Readactor 2/2




- Readable-executable
- Readable-writable  Execute-only

# Readactor 2/2



- ☐ Readable-executable
- ☐ Readable-writable
- Execute-only



# New and Hard Problem

- Enable XOM on Android AArch64 COTS binaries (NORAX)
- ~~Hide code pointers in data section (future work)~~



# COTS Binary - Commercial Off-The-Shelf

- # aarch64-linux-gnu-strip <binary>
- without symbol information

000000000002460 <main>:

```
2460: d111c3ff  sub sp, sp, #0x470
2464: a9ba7bfd  stp x29, x30, [sp,#-96]!
2468: 910003fd  mov x29, sp
... ..
```

000000000003484 <\_start>:

```
3484: 8b3f63e0  add x0, sp, xzr
3488: 17ffffea  b 3430 <do_arm64_start>
```

00000000000348c <\_\_atexit\_handler\_wrapper>:

```
348c: a9be7bfd  stp x29, x30, [sp,#-32]!
3490: 910003fd  mov x29, sp
... ..
```

0000000000034b4 <atexit>:

```
34b4: a9be7bfd  stp x29, x30, [sp,#-32]!
34b8: 910003fd  mov x29, sp
```

Original Binary

aarch64-linux-gnu-strip



```
2460: d111c3ff  sub sp, sp, #0x470
2464: a9ba7bfd  stp x29, x30, [sp,#-96]!
2468: 910003fd  mov x29, sp
... ..
```


```
3484: 8b3f63e0  add x0, sp, xzr
3488: 17ffffea  b 3430
348c: a9be7bfd  stp x29, x30, [sp,#-32]!
3490: 910003fd  mov x29, sp
... ..
```

```
34b4: a9be7bfd  stp x29, x30, [sp,#-32]!
34b8: 910003fd  mov x29, sp
```

COTS Binary

# ELF - Linking vs. Execution

- segments sample
  - INTERP
  - LOAD
  - DYNAMIC
- sections sample
  - .interp
  - .dynsym, .dynamic
  - .rela.dyn, .rela.plt, .got.plt, .got
  - .plt, .text
  - .data, .rodata, .bss
- manuals
  - Executable and Linkable Format (ELF)
  - ELF for the ARM Architecture
  - ELF for the ARM 64-bit Architecture (AArch64)



- 1 user space loads executable binary via exec system call

# ELF - load executable ELF

- 1 user space loads executable binary via exec system call
- 2 kernel loads executable binary and dynamic linker into memory

# ELF - load executable ELF

- 1 user space loads executable binary via exec system call
- 2 kernel loads executable binary and dynamic linker into memory
- 3 dynamic linker performs linking jobs while loading all prerequisite libraries (android is without lazy address resolution)

# ELF - load executable ELF

- 1 user space loads executable binary via exec system call
- 2 kernel loads executable binary and dynamic linker into memory
- 3 dynamic linker performs linking jobs while loading all prerequisite libraries (android is without lazy address resolution)
- 4 start the executable binary

# ELF - load executable ELF

- 1 user space loads executable binary via exec system call
- 2 kernel loads executable binary and dynamic linker into memory
- 3 dynamic linker performs linking jobs while loading all prerequisite libraries (android is without lazy address resolution)
- 4 start the executable binary
- 5 resolve dynamic symbol on-demand by linker

# ELF - resolve dynamic symbol

Suppose `./test` calls function `puts()` belong to `libc` (lazy address resolution):

- 1 `./test` calls `puts@plt` belong to `plt` section

Suppose ./test calls function puts() belong to libc (lazy address resolution):

- 1 ./test calls puts@plt belong to plt section
- 2 puts@plt redirects to puts in got.plt which points to corresponding handler in ld


Suppose `./test` calls function `puts()` belong to `libc` (lazy address resolution):

- 1 `./test` calls `puts@plt` belong to `plt` section
- 2 `puts@plt` redirects to `puts` in `got.plt` which points to corresponding handler in `ld`
- 3 `ld` calculates the hash of symbol name (`puts`), traverses each libraries and searches in buckets of `gnu.hash` with the hash value to identify the index of `puts()` in `dynsym` section

Suppose `./test` calls function `puts()` belong to `libc` (lazy address resolution):


- 1 `./test` calls `puts@plt` belong to `plt` section
- 2 `puts@plt` redirects to `puts` in `got.plt` which points to corresponding handler in `ld`
- 3 `ld` calculates the hash of symbol name (`puts`), traverses each libraries and searches in buckets of `gnu.hash` with the hash value to identify the index of `puts()` in `dynsym` section
- 4 Once entry of `puts` in `dynsym` is identified, the address of `puts` would be written to `got.plt` with the help of binary's `rela.plt`

- instructions: 4-byte aligned and fixed size




**AArch64 CPU Exception Level**

- instructions: 4-byte aligned and fixed size
- mode: user (EL0), kernel (EL1), hypervisor (EL2) and secure monitor (EL3)



**AArch64 CPU Exception Level**


- instructions: 4-byte aligned and fixed size
- mode: user (EL0), kernel (EL1), hypervisor (EL2) and secure monitor (EL3)
- registers: X0-X30 (X29 is FP, X30 is LR), SP (PC is not accessible)



**AArch64 CPU Exception Level**

# AArch64


- instructions: 4-byte aligned and fixed size
- mode: user (EL0), kernel (EL1), hypervisor (EL2) and secure monitor (EL3)
- registers: X0-X30 (X29 is FP, X30 is LR), SP (PC is not accessible)
- branch: B, BL (Branch with Link), BLR (Branch with Link to Register), BR (Branch to Register), B.cond



**AArch64 CPU Exception Level**


# AArch64

- instructions: 4-byte aligned and fixed size
- mode: user (EL0), kernel (EL1), hypervisor (EL2) and secure monitor (EL3)
- registers: X0-X30 (X29 is FP, X30 is LR), SP (PC is not accessible)
- branch: B, BL (Branch with Link), BLR (Branch with Link to Register), BR (Branch to Register), B.cond
- memory load: ADR, ADRP, LDR




**AArch64 CPU Exception Level**

- instructions: 4-byte aligned and fixed size
- mode: user (EL0), kernel (EL1), hypervisor (EL2) and secure monitor (EL3)
- registers: X0-X30 (X29 is FP, X30 is LR), SP (PC is not accessible)
- branch: B, BL (Branch with Link), BLR (Branch with Link to Register), BR (Branch to Register), B.cond
- memory load: ADR, ADRP, LDR
- other: ARM Architecture Reference Manual: ARMv8, for ARMv8-A architecture profile



**AArch64 CPU Exception Level**

- instructions: 4-byte aligned and fixed size
- mode: user (EL0), kernel (EL1), hypervisor (EL2) and secure monitor (EL3)
- registers: X0-X30 (X29 is FP, X30 is LR), SP (PC is not accessible)
- branch: B, BL (Branch with Link), BLR (Branch with Link to Register), BR (Branch to Register), B.cond
- memory load: ADR, ADRP, LDR
- other: ARM Architecture Reference Manual: ARMv8, for ARMv8-A architecture profile
- since Android 5.0 (Lolipop), non-PIE loading is no longer supported



**AArch64 CPU Exception Level**

# NORAX: Enabling Execute-Only Memory for COTS Binaries on AArch64

*\*YaohuiChen,\* DongliZhang,† RuowenWang,\* RuiQiao,  
†AhmedM.Azab,\* LongLu,† HaywardhVijayakumar,† WenboShen*

\*Stony Brook University    †Samsung Research America

IEEE Symposium on Security & Privacy (Oakland) 2017


# XOM on AArch64

- commit, revert and commit
  - ① 2016-08-25, arm64: Introduce execute-only page access permissions
  - ② 2014-05-16, Revert "arm64: Introduce execute-only page access permissions"
  - ③ 2014-05-09, arm64: Introduce execute-only page access permissions
- last commit (2016-08-25): cab15ce604e550020bb7115b779013b91bcdbc21
- gcc/llvm (AFAIK) does not support code-data separation

AP[2:1]	EL0 Permission	EL1 Permission
00	Executable-only	Read/Write
01	Read/Write, Config-Executable	Read/Write
10	Executable-only	Read-only
11	Read, Executable	Read-only

# NORAX Solution

- 1 separate data and code to different pages
- 2 properly update all references



# Executable Data Relocation Sample

```
3e34: 90000032 adrp x18, 7000  
3e34: 90000032 adrp x18, 14000  
3e38: 91104240 add x0, x18, #0x410  
3e38: 91104240 add x0, x18, #0x440  
3e3c: 97fff8cd bl 2170 <puts@plt>  
... ..  
... ..  
... ..  
6fd0: rodata  
... ..  
... ..  
14000: new rodata
```


## Read-only Data Relocation

```
5190: 5c001341 ldr d1, 53f8  
5190: xxxxxxxx b 7000  
5194: 1e612040 fcmp d2, d1  
... ..  
53f8: ffffffff .inst 0xffffffff  
53fc: 7fefffff .inst 0x7fefffff  
5400: 52d0e560 .inst 0x52d0e560  
... ..  
7000: xxxxxxxx ldr d1, 143f8  
7004: xxxxxxxx b 5194  
... ..  
143f8: ffffffff .inst 0xffffffff  
143fc: 7fefffff .inst 0x7fefffff  
14400: 52d0e560 .inst 0x52d0e560
```


duplicate inline data

## Inline Data Relocation


- **rodata and executable inline data**
  - Reference from code (.text)
  - Reference from symbol table (.dynsym)
  - Reference from relocation table (.rela.dyn)
  - Reference from global offset table (.got)
  - Reference from read-only global data (.data.rel.ro)



- **rodata and executable inline data**
  - Reference from code (.text)
  - Reference from symbol table (.dynsym)
  - Reference from relocation table (.rela.dyn)
  - Reference from global offset table (.got)
  - Reference from read-only global data (.data.rel.ro)
- **read-only ELF header**
  - Reference from linker



- **rodata and executable inline data**
  - Reference from code (.text)
  - Reference from symbol table (.dynsym)
  - Reference from relocation table (.rela.dyn)
  - Reference from global offset table (.got)
  - Reference from read-only global data (.data.rel.ro)
- **read-only ELF header**
  - Reference from linker
- **.eh\_frame\_hdr/.eh\_frame**
  - Reference from C++ runtime



## Code-Data Separation: precision vs. practical

- A complete set of executable data
- A subset of references

## Code-Data Separation: precision vs. practical

- A complete set of executable data
- A subset of references

## Security

- Expose as less code as possible
- Enforce policy based security on missed references

## Code-Data Separation: precision vs. practical

- A complete set of executable data
- A subset of references

## Security


- Expose as less code as possible
- Enforce policy based security on missed references

## Practicability


- Low runtime and memory overhead
- Non-exclusive binary hardening solution
- Backward compatibility
- Modularity support

# NORAX Framework


- NDisassembler: collect executable data and references
- NPatcher: static binary transformation
- NLoader: update executable data references
- NMonitor: runtime policy check for false-positive



- *Algorithm 1* and *Algorithm 2* in NORAX paper for details
  - 1 Linear-sweep disassembly (`objdump -d`)
  - 2 Identify executable data position (rodata or inline) and reference (`adr(p)` or `ldr`)
  - 3 For unbounded data, collect a set of over-approximated data via Unbounded Data Expansion (Algorithm 2)




- New memory layout
  - New location of the executable data
  - Take into consideration reference addressing range, and emit stub code if needed
- Append NORAX-related metadata to the end
  - Duplicated inline data
  - References locations and displacements
  - Stub code
  - NORAX header




# NORAX: NLoader

- **Ld-1:** Setup NORAX book-keeping data and new mapping of read-only data and sections
- **Ld-2:** Redirect .dynamic access to new read-only sections
- **Ld-3:** Adjust all references and enable XOM



- Missed reference to embedded data
  - NDisassembler may miss some references
- Reference to `.eh_frame_hdr` and `.eh_frame`



# Evaluation - transformation correctness

- LG Nexus 5X (Qualcomm Snapdragon 808MSM8992 (4 x ARM Cortex-A53 & 2 x ARM Cortex-A57), and 2GB RAM)
- Android OS v6.0.1 (Marshmallow) with Linux kernel v3.14 (64-bit)
- Changed bionic linker and linux kernel
- Tested for 20 core system binaries

System Modifications	Norax Components	SLoC	Language
Linux Kernel	NLoader, NMonitor	1947	C
Bionic Linker	NLoader	289	C++
Analysis & Rewriting Modules	NDisassembler, NPatcher	3580	Python & Bash Shell Script

Module	Size (Stock)	Size (NORAX)	File Size Overhead	# of Rewrite Errors
<i>vold</i>	486,032	512,736	5.49%	0
<i>toolbox</i>	310,800	322,888	3.89%	0
<i>toolbox</i>	148,184	154,632	4.35%	0
<i>dhcpcd</i>	112,736	116,120	3.00%	0
<i>logd</i>	83,904	86,256	2.80%	0
<i>installd</i>	72,152	76,896	6.58%	0
<i>app_process64 (zygote)</i>	22,456	23,016	2.49%	0
<i>qseecomd</i>	14,584	15,032	3.07%	0
<i>surfaceflinger</i>	14,208	14,448	1.69%	0
<i>rild</i>	14,216	14,784	4.00%	0
<i>libart.so</i>	7,512,272	7,772,520	3.46%	0
<i>libstagefright.so</i>	1,883,288	1,946,328	3.35%	0
<i>libcrypto.so</i>	1,137,280	1,157,816	1.81%	0
<i>libmedia.so</i>	1,058,616	1,071,712	1.24%	0
<i>libc.so</i>	1,032,392	1,051,312	1.83%	0
<i>libc++.so</i>	944,056	951,632	0.80%	0
<i>libsqlite.so</i>	791,176	805,784	1.85%	0
<i>libbinder.so</i>	325,416	327,072	0.51%	0
<i>libm.so</i>	235,544	293,744	24.71%	0
<i>libandroid.so</i>	96,032	97,208	1.22%	0
<b>AVG.</b>			3.91%	0

# Evaluation - functionality test

Module	Description	Experiment	Success
<i>vold</i>	Volume daemon	mount SDCard; umount	Yes
<i>toybox</i>	<b>115</b> *nix utilities	try all commands	Yes
<i>toolbox</i>	<b>22</b> core *nix utilities	try all commands	Yes
<i>dhcpcd</i>	DHCP daemon	obtain dynamic IP address	Yes
<i>logd</i>	Logging daemon	collect system log for 1 hour	Yes
<i>installd</i>	APK install daemon	install 10 APKs	Yes
<i>app_process64</i> ( <i>zygote</i> )	Parent process for all applications	open 20 apps; close	Yes
<i>qseecomd</i>	Qualcomm's proprietary driver	boot up the phone	Yes
<i>surfaceflinger</i>	Compositing frame buffers for display	Take 5 photos; play 30 min movie	Yes
<i>rild</i>	Baseband service daemon	Have 10 min phone call	Yes

Figure: Functionality Test Result

	Pass	Fail	Not Executed	Plan Name
<i>CTS normal</i>	126,457	552	0	CTS
<i>CTS NORAX</i>	126,457	552	0	CTS

Figure: Compatibility evaluation with Android Compatibility Test Suite (CTS)


# Evaluation - embedded data identification

- ground truth: compiled with debugging sections (dwarf .debug\_\*)
- very few gadgets in extracted inline data

Module	#. of Real Inline Data (Byte)	#. of Inline Data Flagged by Norax (Byte)	#. of Gadgets found in extracted inline Data
<i>vold</i>	0	0	0
<i>toolbox</i>	8	8	0
<i>toolbox</i>	20	20	0
<i>dhcpcd</i>	40	40	4
<i>Logd</i>	0	0	0
<i>installd</i>	0	0	0
<i>app_process64 (zygote)</i>	0	0	0
<i>qseecomd</i>	N/A	0	0
<i>surfaceflinger</i>	0	0	0
<i>rild</i>	0	0	0
<i>libart.so</i>	17716	17716	8
<i>libstagefright.so</i>	296	296	5
<i>libcrypto.so</i>	2472	2512	25
<i>libmedia.so</i>	3936	3936	0
<i>libc.so</i>	4836	4836	5
<i>libc++.so</i>	12	12	0
<i>libsqlite.so</i>	932	1004	13
<i>libbinder.so</i>	0	0	0
<i>libm.so</i>	20283	20291	48
<i>libandroid.so</i>	0	0	0
<b>Total</b>	50551	50671	108

# Evaluation - performance

- average performance overhead: **1.18%**
- average memory overhead: **2.21%**



# Code Pointer?

- The address of next instruction after bl is stored on stack and visible to attacker
- Function pointer or function address in .got are visible to attacker

```
#include <stdio.h>

void foo(void)
{
    printf("Hello World!\n");
}

int main(int argc, char **argv)
{
    foo();
    return 0;
}
```

```
0000000004005c0 <foo>:
4005c0: a9bf7bfd  stp  x29, x30, [sp,#-16]!
4005c4: 910003fd  mov  x29, sp
4005c8: 90000000  adrp x0, 400000 <_init-0x3f0>
4005cc: 911a6000  add  x0, x0, #0x698
4005d0: 97ffffa4  bl   400460 <puts@plt>
4005d4: d503201f  nop
4005d8: a8c17bfd  ldp  x29, x30, [sp],#16
4005dc: d65f03c0  ret

0000000004005e0 <main>:
4005e0: a9be7bfd  stp  x29, x30, [sp,#-32]!
4005e4: 910003fd  mov  x29, sp
4005e8: b9001fa0  str  w0, [x29,#28]
4005ec: f900ba1   str  x1, [x29,#16]
4005f0: 97fffff4  bl   4005c0 <foo>
4005f4: 52800000  mov  w0, #0x0
4005f8: a8c27bfd  ldp  x29, x30, [sp],#32
4005fc: d65f03c0  ret
```

change sp, then store x29 (FP) and x30 (LR)

load x29 (FP) and x30 (LR), then change sp

bl stores address of next instruction to x30 (LR)

- 64-bit Linux Return-Oriented Programming. <http://crypto.stanford.edu/~blynn/rop>
- ROPgadget: <https://github.com/JonathanSalwan/ROPgadget>
- Practical Code Randomization Resilient to Memory Disclosure. IEEE S & P 2015
- Control Flow Integrity for COTS Binaries. USENIX Security 2013
- SoK: Eternal War in Memory. IEEE S & P 2013
- <http://shell-storm.org>
- Control-Flow Integrity. CCS 2005

- Shellcode injection and execution are not prerequisite for ROP



# Take-Home Message

- Shellcode injection and execution are not prerequisite for ROP
- Fine-grained ASLR cannot defend JIT-ROP attack



# Take-Home Message

- Shellcode injection and execution are not prerequisite for ROP
- Fine-grained ASLR cannot defend JIT-ROP attack
- Direct memory disclosure and indirect memory disclosure



# Take-Home Message

- Shellcode injection and execution are not prerequisite for ROP
- Fine-grained ASLR cannot defend JIT-ROP attack
- Direct memory disclosure and indirect memory disclosure
- XOM is supported by Intel EPT and AArch64 userspace



# Take-Home Message

- Shellcode injection and execution are not prerequisite for ROP
- Fine-grained ASLR cannot defend JIT-ROP attack
- Direct memory disclosure and indirect memory disclosure
- XOM is supported by Intel EPT and AArch64 userspace
- Code-data separation is possible for AArch64 COTS binary

